

➤ General Description

This PAP2369WC P-Channel enhancement mode power field effect transistor is the high density trench technology and this advanced technology can provide excellent $R_{DS(ON)}$ performance and efficiency for power switching and load switching application., this device also comply with the RoHS and Green Product requirement with full function reliability approved.

➤ Feature


- Super high density cell design for extremely low $R_{DS(ON)}$
- TSOP-6 package design

➤ TSOP-6



➤ Application

- Power Management in Notebook
- LED Display
- DC-DC System
- LCD Panel



➤ Absolute Maximum Ratings

Parameter	Symbol	Rating	Units
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current, $V_{GS} @ -4.5V^1$	$I_D @ T_A=25^\circ C$	-6.9	A
Continuous Drain Current, $V_{GS} @ -4.5V^1$	$I_D @ T_A=70^\circ C$	-5.4	A
Pulsed Drain Current ²	I_{DM}	-20	A
Total Power Dissipation ³	$P_D @ T_A=25^\circ C$	1	W
Storage Temperature Range	T_{STG}	-55 to 150	$^\circ C$
Operating Junction Temperature Range	T_J	-55 to 150	$^\circ C$
Thermal Resistance Junction-ambient ¹ ($t \leq 10s$)	$R_{\theta JA}$	50	$^\circ C/W$
Thermal Resistance Junction ambient ¹		100	$^\circ C/W$

➤ Electrical Characteristics ($T_A=25^\circ C$ Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V$, $I_D=-250\mu A$	-20	---	---	V
BVDSS Temperature Coefficient	$\Delta BV_{DSS}/\Delta T_J$	Reference to $25^\circ C$, $I_D=-1mA$	---	-0.01	---	$V/^\circ C$
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	$V_{GS}=-4.5V$, $I_D=-4A$	---	25	30	$m\Omega$
		$V_{GS}=-2.5V$, $I_D=-2A$	---	32	38	
		$V_{GS}=-1.8V$, $I_D=-1.5A$	---	42	55	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$, $I_D=-250\mu A$	-0.3	-0.5	-1.0	V
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}$		---	2.96	---	$mV/^\circ C$
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=-16V$, $V_{GS}=0V$, $T_J=25^\circ C$	---	---	-1	μA
		$V_{DS}=-16V$, $V_{GS}=0V$, $T_J=55^\circ C$	---	---	-5	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 12V$, $V_{DS}=0V$	---	---	± 100	nA
Forward Transconductance	g_{fs}	$V_{DS}=-5V$, $I_D=-4A$	---	21	---	S
Total Gate Charge (-4.5V)	Q_g	$V_{DS}=-15V$, $V_{GS}=-4.5V$, $I_D=-4A$	---	27.3	---	nC
Gate-Source Charge	Q_{gs}		---	3.6	---	
Gate-Drain Charge	Q_{gd}		---	6.5	---	
Turn-On Delay Time	$T_{d(on)}$	$V_{DD}=-10V$, $V_{GS}=-4.5V$, $R_G=3.3\Omega$ $I_D=-4A$	---	9.2	---	ns
Rise Time	T_r		---	59	---	
Turn-Off Delay Time	$T_{d(off)}$		---	99	---	
Fall Time	T_f		---	71	---	
Input Capacitance	C_{iss}	$V_{DS}=-15V$, $V_{GS}=0V$, $f=1MHz$	---	2280	---	pF
Output Capacitance	C_{oss}		---	220	---	
Reverse Transfer Capacitance	C_{rss}		---	187	---	

➤ Diode Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current ^{1,4}	I_S	$V_G=V_D=0V$, Force Current	---	---	-6.9	A
Pulsed Source Current ^{2,4}	I_{SM}		---	---	-18.8	A
Diode Forward Voltage ²	V_{SD}	$V_{GS}=0V$, $I_S=-1A$, $T_J=25^\circ C$	---	---	-1	V
Reverse Recovery Time	t_{rr}	$I_F=-4A$, $dI/dt=100A/\mu s$, $T_J=25^\circ C$	---	52	---	nS
Reverse Recovery Charge	Q_{rr}		---	28	---	nC

Note :

1. Pulse width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
3. Ensure that the channel temperature does not exceed $150^\circ C$.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

➤ Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform

➤ Recommend IR Reflow Soldering Thermal Profile




Profile Feature	Pb-Free Assembly Profile
Temperature Min. (T_{Smin})	150°C
Temperature Max. (T_{Smax})	200°C
Time (t_S) from (T_{Smin} to T_{Smax})	60-120 seconds
Average Ramp-up Rate (t_L to t_P)	3°C/second max.
Liquidous Temperature (T_L)	217°C
Time (t_L) Maintained Above (T_L)	60 – 150 seconds
Peak Temperature	260°C +0°C / -5°C
Time (t_P) within 5°C of actual Peak Temperature	30 seconds
Ramp-down Rate (T_P to T_L)	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.

➤ Ordering Information

Part Number	Description	Quantity
PAP2369WC	TSOP-6 Reel	3000 pcs

➤ Package Information (TSOP-6)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	---	0.900	---	0.035
A1	0.000	0.100	0.000	0.004
A2	0.700	0.800	0.028	0.031
b	0.350	0.500	0.014	0.020
c	0.080	0.200	0.003	0.008
D	2.820	3.020	0.111	0.119
E1	1.600	1.700	0.063	0.067
E	2.650	2.950	0.104	0.116
e	0.95 (BSC)		0.037(BSC)	
e1	1.90 (BSC)		0.075(BSC)	
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

DISCLAIMER

- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Paceleader, Paceleader reserve the right to make changes to the information in this document.
- Though Paceleader make effort to improve product quality and reliability, Product can malfunction and fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the customer, when utilizing Paceleader products, to comply with the standards of safety in making a safe design for entire system and to avoid situation in which a malfunction or failure., In developing a new designs, customer should ensure that the device which shown in this documents are used within specified operatingranges.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Paceleader for any infringements of patents or other rights of the third parties which may result from its use.