

➤ General Description

This PAC2051C N&P Channel enhancement mode power field effect transistor is the high density trench technology and this advanced technology can provide excellent $R_{ds(On)}$ performance and efficiency for power switching and load switching application., this device also comply with the RoHS and Green Product requirement with full function reliability approved.

➤ Feature


- Super Low Gate Charge
- Green Device Available
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology
- TSOP-6 package design

➤ TSOP-6



➤ Application

- Power Management in Notebook
- LED Display
- DC-DC System
- LCD Panel



➤ Absolute Maximum Ratings

Parameter	Symbol	Rating		Units
		N-Channel	P-Channel	
		Steady State	Steady State	
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current, $V_{GS} @ -4.5V^1$	$I_D @ T_A=25^\circ C$	3.5	-2.5	A
Continuous Drain Current, $V_{GS} @ -4.5V^1$	$I_D @ T_A=70^\circ C$	3	-2	A
Pulsed Drain Current ²	I_{DM}	15	-10	A
Total Power Dissipation ³	$P_D @ T_A=25^\circ C$	1.14	1.14	W
Storage Temperature Range	T_{STG}	-55 to 150	-55 to 150	$^\circ C$
Operating Junction Temperature Range	T_J	-55 to 150	-55 to 150	$^\circ C$
Thermal Resistance Junction-ambient ¹	$R_{\theta JA}$	110	110	$^\circ C/W$

➤ N-Channel Electrical Characteristics (T_J=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	20	---	---	V
Static Drain-Source On-Resistance ²	R _{DS(ON)}	V _{GS} =4.5V, I _D =3A	---	---	55	mΩ
		V _{GS} =2.5V, I _D =2A	---	---	75	
Gate Threshold Voltage	V _{GS(th)}	V _{GS} =V _{DS} , I _D =250uA	0.4	---	1.2	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =16V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =16V, V _{GS} =0V, T _J =55°C	---	---	5	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =±12V, V _{DS} =0V	---	---	±100	nA
Forward Transconductance	g _{fs}	V _{DS} =5V, I _D =3A	---	10.5	---	S
Total Gate Charge (4.5V)	Q _g	V _{DS} =15V, V _{GS} =4.5V, I _D =3A	---	4.6	---	nC
Gate-Source Charge	Q _{gs}		---	0.7	---	
Gate-Drain Charge	Q _{gd}		---	1.5	---	
Turn-On Delay Time	T _{d(on)}	V _{DD} =10V, V _{GS} =4.5V, R _G =3.3Ω I _D =3A	---	1.6	---	ns
Rise Time	T _r		---	42	---	
Turn-Off Delay Time	T _{d(off)}		---	14	---	
Fall Time	T _f		---	7	---	
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	310	---	pF
Output Capacitance	C _{oss}		---	49	---	
Reverse Transfer Capacitance	C _{rss}		---	35	---	

➤ Diode Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current ^{1,4}	I _S	V _G =V _D =0V, Force Current	---	---	1.5	A
Diode Forward Voltage ²	V _{SD}	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V

Note :

1. Pulse width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
3. Ensure that the channel temperature does not exceed 150°C.
4. The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

➤ P-Channel Electrical Characteristics ($T_J=25^\circ C$ Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	-20	---	---	V
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	$V_{GS}=4.5V, I_D=3A$	---	---	100	m Ω
		$V_{GS}=2.5V, I_D=2A$	---	---	140	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	-0.4	---	-1.2	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=16V, V_{GS}=0V, T_J=25^\circ C$	---	---	-1	μA
		$V_{DS}=16V, V_{GS}=0V, T_J=55^\circ C$	---	---	-5	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 12V, V_{DS}=0V$	---	---	± 100	nA
Forward Transconductance	g_{fs}	$V_{DS}=5V, I_D=3A$	---	12.2	---	S
Total Gate Charge (4.5V)	Q_g	$V_{DS}=15V, V_{GS}=4.5V, I_D=3A$	---	10.1	---	nC
Gate-Source Charge	Q_{gs}		---	1.21	---	
Gate-Drain Charge	Q_{gd}		---	2.46	---	
Turn-On Delay Time	$T_{d(on)}$	$V_{DD}=10V, V_{GS}=4.5V, R_G=3.3\Omega, I_D=3A$	---	5.6	---	ns
Rise Time	T_r		---	32.2	---	
Turn-Off Delay Time	$T_{d(off)}$		---	45.6	---	
Fall Time	T_f		---	29.2	---	
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	---	677	---	pF
Output Capacitance	C_{oss}		---	82	---	
Reverse Transfer Capacitance	C_{rss}		---	73	---	

➤ Diode Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Continuous Source Current ^{1,4}	I_S	$V_G=V_D=0V, \text{Force Current}$	---	---	-1.5	A
Diode Forward Voltage ²	V_{SD}	$V_{GS}=0V, I_S=1A, T_J=25^\circ C$	---	---	-1	V

Note :

1. Pulse width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
3. Ensure that the channel temperature does not exceed $150^\circ C$.
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

➤ N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(ON)}$ vs T_J

N-Ch and P-Ch Fast Switching MOSFET

$V_{DS}=20V, I_D=3.5A, R_{DS(ON)}=55m\Omega$

$V_{DS}=-20V, I_D=-2.5A, R_{DS(ON)}=100m\Omega$




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform

➤ P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(ON)}$ vs T_J

N-Ch and P-Ch Fast Switching MOSFET

$V_{DS}=20V, I_D=3.5A, R_{DS(ON)}=55m\Omega$

$V_{DS}=-20V, I_D=-2.5A, R_{DS(ON)}=100m\Omega$




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform

➤ Recommand IR Reflow Soldering Thermal Profile




Profile Feature	Pb-Free Assembly Profile
Temperature Min. (Tsmmin)	150°C
Temperature Max. (Tsmmax)	200°C
Time (ts) from (Tsmmin to Tsmmax)	60-120 seconds
Average Ramp-up Rate (tL to tP)	3°C/second max.
Liquidous Temperature (TL)	217°C
Time (tL) Maintained Above (TL)	60 – 150 seconds
Peak Temperature	260°C +0°C / -5°C
Time (tP) within 5°C of actual Peak Temperature	30 seconds
Ramp-down Rate (TP to TL)	6°C/second max
Time 25°C to Peak Temperature	8 minutes max.


➤ Ordering Information

Part Number	Description	Quantity
PAC2051C	TSOP-6 Reel	3000 pcs

➤ Package Information (TSOP-6)



RECOMMENDED LAND PATTERN



UNIT: mm

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.80	—	1.25	0.031	—	0.049
A1	0.00	—	0.15	0.000	—	0.006
A2	0.70	1.10	1.20	0.028	0.043	0.047
b	0.30	0.40	0.50	0.012	0.016	0.020
c	0.08	0.13	0.20	0.003	0.005	0.008
D	2.70	2.90	3.10	0.106	0.114	0.122
E	2.50	2.80	3.10	0.098	0.110	0.122
E1	1.50	1.60	1.70	0.059	0.063	0.067
e	0.95 BSC.			0.037BSC.		
e1	1.90 BSC.			0.075 BSC.		
L	0.30	—	0.60	0.012	—	0.024
θ1	0°	—	8°	0°	—	8°

DISCLAIMER

- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Paceleader, Paceleader reserve the right to make changes to the information in this document.
- Though Paceleader make effort to improve product quality and reliability, Product can malfunction and fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the customer, when utilizing Paceleader products, to comply with the standards of safety in making a safe design for entire system and to avoid situation in which a malfunction or failure., In developing a new designs, customer should ensure that the device which shown in this documents are used within specified operatingranges.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Paceleader for any infringements of patents or other rights of the third parties which may result from its use.